This question evaluates the ability to design an in-memory fixed-capacity cache that maintains access recency while delivering average O(1) get and put operations, focusing on data structure design, correctness of update semantics, and algorithmic time and space complexity analysis.

Design and implement a fixed-capacity in-memory cache that supports get(key) and put(key, value) in average O(